接口程序
- 与 接口程序 相关的网络例句 [注:此内容来源于网络,仅供参考]
-
JDBC is a Java program to connect and access a database application program interface, this interface is part of the Java core API.
JDBC是Java程序连接和存取数据库的应用程序接口,此接口是Java核心API的一部分。
-
Have adopted the self-defining interface of the method of abstract layer of the driver in this design.
C/OS-Ⅱ没有给驱动程序提供统一的标准接口,本设计中采用了驱动程序抽象层的方法自定义接口。
-
Secondly, on the condition of understanding the PCI norm, we analyze the PCI time sequence and address configuration space etc. detailedly, design state machine for the simplifying logic, design the program using the VHDL hardware description language. Besides those,we complete the PCI interface design of simplifying logic and carry out the interface function of the PCI subequipment module on the condition of a 33 MHzs,32 bit width, supporting the transmition paroxysmally. Compared with the traditional PCI inteface which uses appropriative interface chip to carry out this function , it economizes the logic resources of the system, lowers cost, increases the flexibility of design.
其次,在了解PCI规范的前提下,深入地分析了PCI时序和地址配置空间等,设计了简化逻辑的状态机,并用VHDL硬件描述语言设计了程序,完成了简化逻辑的PCI接口设计在FPGA芯片内部的实现,达到了33MHz、32位数据宽度、支持猝发传输的PCI从设备模块的接口功能,与传统的使用PCI专用接口芯片来实现的PCI接口比较来看,更加节约了系统的逻辑资源,降低了成本,增加了设计的灵活性。
-
Based on numerical simulation flow after treatment methods and implementation. This paper drawing river ice jam thickness contour map, vertical water flow under the ice jam contour map as an example, the use of Surfer software described in detail various graphics rendering; Focused on the Surfer with VB programming software secondary development to achieve flow numerical simulation after treatment, showed that automatic change the data files to the Surfers;Introduced Active automation technology and Visual Basic Application Program Interface, and the interface technology will combinate VB powerful software development capabilities and Surfer software powerful mapping functions , achieve the key code and the mapping results map examples: under the ice sheet flow velocity field vertical contour map, three-dimensional wire-frame plans, such as flow field vector graphics, and dynamic display and output the graphics.
基于水流数值模拟后处理的方法与实现,本文以绘制河流冰塞厚度等值线图、冰塞下水流纵向流速等值线图为例,详细介绍了运用Surfer软件绘制各种图形的方法;重点阐述了用VB编程对Surfer软件进行二次开发实现水流数值模拟后处理,显示向Surfer数据文件自动转换的过程;介绍了Active自动化技术及其与VB应用程序的接口技术,并利用该接口技术将VB的强大软件开发能力和Surfer软件强大的绘图功能相结合,给出了实现该接口技术的关键代码以及绘制成果图件的实例:冰盖下流速场纵向流速等值线图、三维线框图、流场矢量图等图形,并输出图形与动态显示。
-
Loose-coupled means that ''' the two applications are unchanged and each application exposes an interface through which it should be accessed by other applications '''.
松耦合的意思就是'''两个应用程序不被改变,各应用程序都暴露一个接口,而两应用程序间能通过此接口互访。'''。
-
MAX1999EEI Pinout: 8- to 32-bit and 16- to 32-bit word packing options Programmable wait state options: 2 to 31 CCLK Digital audio interface includes six serial ports, two pre- cision clock generators, an input data port, three programmable timers and a signal routing unit Serial ports provide: Six dual data line serial ports that operate at up to 50 Mbits/s for a 200 MHz core on each data line each has a clock, frame sync, and two data lines that can be configured as either a receiver or transmitter pair Left-justified sample pair and I2S support, programmable direction for up to 24 simultaneous receive or transmit channels using two I2S compatible stereo devices per serial port TDM support for telecommunications interfaces including 128 TDM channel support for telephony interfaces such as H.100/H.110 Up to 12 TDM stream support, each with 128 channels per frame Companding selection on a per channel basis in TDM mode Input data port provides an additional input path to the DSP core configurable as either eight channels of I2S or serial data or as seven channels plus a single 20-bit wide syn- chronous parallel data acquisition port Supports receive audio channel data in I2S, left-justified sample pair, or right-justified mode Signal routing unit provides configurable and flexible connections between all DAI components, six serial ports, an input data port, two precision clock generators, three timers, 10 interrupts, six flag inputs, six flag outputs, and 20 SRU I/O pins Serial peripheral interface Master or slave serial boot through SPI Full-duplex operation Master-slave mode multimaster support Open drain outputs Programmable baud rates, clock polarities, and phases 3 Muxed Flag/IRQ lines 1 Muxed Flag/Timer expired line ROM based security features: JTAG access to memory permitted with a 64-bit key Protected memory regions that can be assigned to limit access under program control to sensitive code PLL has a wide variety of software and hardware multi- plier/divider ratios JTAG background telemetry for enhanced emulation features IEEE 1149.1 JTAG standard test access port and on-chip emulation Dual voltage: 3.3 V I/O, 1.2 V core Available in 136-ball BGA and 144-lead LQFP packages Lead free packages are also available
MAX1999EEI引脚说明: 8 - 32位和16 - 32位字包装选择可编程等待状态的选择:2至31个CCLK数字音频接口包括6个串行端口,两个前643时钟发生器,输入数据端口, 3可编程定时器和一个信号路由单元串行端口提供:六双串口数据线,在高达50 Mbps的操作/为200兆赫的每个数据行每个人都有一个时钟,帧同步的核心秒,和两个数据可以作为任何一个接收器或发射器对左对齐和I2S配对样本的支持下,最多可同时接收或传送24个频道,每使用两个系列的I2S兼容立体声设备配置可编程方向线;港口的TDM通信接口,包括支持128个电话接口的TDM的渠道,如H.100/H.110支持多达12个的TDM流的支持下,每帧128个频道每个压缩扩展每通道的基础上选择在TDM模式输入数据端口提供了一个额外的输入路径的DSP核心配置为I2S或串行数据或7加一个20位宽的SYN -异步的并行数据采集接口通道或8通道;支持接收通道I2S音频数据,左对齐样本对,或右对齐模式信号路由单元组件之间提供所有戴配置和灵活的连接,6个串行端口,一个输入数据端口,两个精密时钟发生器,3个定时器,10个中断,六旗投入,产出6个旗,20曼谷南南区域股的I / O管脚串行外设接口的硕士或奴隶通过SPI串行启动全双工运作主从模式多主机支持开漏输出可编程波特率,时钟极性和第三期合并调制旗/ IRQ线路1合并调制旗/定时器过期线光盘的防伪特征:JTAG的访问与64位受保护的关键允许内存内存可分配给程序访问控制的限制下对敏感地区有一个代码锁相环/遥测分比率为背景的JTAG仿真功能增强的IEEE 1149.1 JTAG标准测试访问端口的软件和硬件多钳各种各样和片上仿真双电压:3.3六/输出,可在1.2 V核心136球BGA封装和144引脚LQFP封装无铅封装,也可
-
TDA4864 Pinout: 8- to 32-bit and 16- to 32-bit word packing options Programmable wait state options: 2 to 31 CCLK Digital audio interface includes six serial ports, two pre- cision clock generators, an input data port, three programmable timers and a signal routing unit Serial ports provide: Six dual data line serial ports that operate at up to 50 Mbits/s for a 200 MHz core on each data line each has a clock, frame sync, and two data lines that can be configured as either a receiver or transmitter pair Left-justified sample pair and I2S support, programmable direction for up to 24 simultaneous receive or transmit channels using two I2S compatible stereo devices per serial port TDM support for telecommunications interfaces including 128 TDM channel support for telephony interfaces such as H.100/H.110 Up to 12 TDM stream support, each with 128 channels per frame Companding selection on a per channel basis in TDM mode Input data port provides an additional input path to the DSP core configurable as either eight channels of I2S or serial data or as seven channels plus a single 20-bit wide syn- chronous parallel data acquisition port Supports receive audio channel data in I2S, left-justified sample pair, or right-justified mode Signal routing unit provides configurable and flexible connections between all DAI components, six serial ports, an input data port, two precision clock generators, three timers, 10 interrupts, six flag inputs, six flag outputs, and 20 SRU I/O pins Serial peripheral interface Master or slave serial boot through SPI Full-duplex operation Master-slave mode multimaster support Open drain outputs Programmable baud rates, clock polarities, and phases 3 Muxed Flag/IRQ lines 1 Muxed Flag/Timer expired line ROM based security features: JTAG access to memory permitted with a 64-bit key Protected memory regions that can be assigned to limit access under program control to sensitive code PLL has a wide variety of software and hardware multi- plier/divider ratios JTAG background telemetry for enhanced emulation features IEEE 1149.1 JTAG standard test access port and on-chip emulation Dual voltage: 3.3 V I/O, 1.2 V core Available in 136-ball BGA and 144-lead LQFP packages Lead free packages are also available
TDA4864引脚说明: 8 - 32位和16 - 32位字包装选择可编程等待状态的选择:2至31个CCLK数字音频接口包括6个串行端口,两个前643时钟发生器,输入数据端口, 3可编程定时器和一个信号路由单元串行端口提供:六双串口数据线,在高达50 Mbps的操作/为200兆赫的每个数据行每个人都有一个时钟,帧同步的核心秒,和两个数据可以作为任何一个接收器或发射器对左对齐和I2S样本对支持,最多可同时接收或传送24个频道,每使用两个系列的I2S兼容立体声设备配置可编程方向线;港口的TDM通信接口,包括支持128个电话接口的TDM的渠道,如H.100/H.110支持多达12个的TDM流的支持下,每帧128个频道每个压缩扩展每通道的基础上选择在TDM模式输入数据端口提供了一个额外的输入路径的DSP核心配置为I2S或串行数据或7加一个20位宽的SYN -异步的并行数据采集接口通道或8通道;支持接收通道I2S音频数据,左对齐样本对,或右对齐模式信号路由单元组件之间提供所有戴配置和灵活的连接,6个串行端口,一个输入数据端口,两个精密时钟发生器,3个定时器,10个中断,六旗投入,产出6个旗,20曼谷南南区域股的I / O管脚串行外设接口的硕士或奴隶通过SPI串行启动全双工运作主从模式多主机支持开漏输出可编程波特率,时钟极性和第三期合并调制旗/ IRQ线路1合并调制旗/定时器过期线光盘的防伪特征:JTAG的访问与64位受保护的关键允许内存内存可分配给程序访问控制的限制下对敏感地区有一个代码锁相环/分比率背景遥测的JTAG仿真功能增强的IEEE 1149.1 JTAG标准测试访问端口软件和硬件多钳各种各样和片上仿真双电压:3.3六/输出,可在1.2 V核心136球BGA封装和144引脚LQFP封装无铅封装,也可
-
2 User interface related functions These computational structures will be defined and described in later chapters; here we only point out a few salient features. It is assumed that each program is individually initiated by the user through the user interface.
例如每个程序都是由用户通过用户接口分别进行初始化的,例如每个程序都是由用户通过用户接口分别进行初始化的,单一程序是由在给定的数据集上的一个程序执行组成的,用户通过命令启动程序。
-
21 Chapter 5 Operating System 5.1.2 User interface related functions These computational structures will be defined and described in later chapters; here we only point out a few salient features. It is assumed that each program is individually initiated by the user through the user interface.
例如每个程序都是由用户通过用户接口分别进行初始化的,例如每个程序都是由用户通过用户接口分别进行初始化的,单一程序是由在给定的数据集上的一个程序执行组成的,用户通过命令启动程序。
-
"It is happening so fast," said Jef Poskanzer, a longtime programmer in Berkeley, Calif., who has created a hot springs map as well as maps of old star forts in Paris, a yacht race and public transportation systems in Paris and the San Francisco Bay Area.
雅虎也已经开放了它的几项网络服务的应用程序接口,其中包括照片储存网站Flickr,雅虎购物以及雅虎地图。甚至反对代码分享的微软也已经为它的地图服务公布了应用程序接口。
- 推荐网络例句
-
As she looked at Warrington's manly face, and dark, melancholy eyes, she had settled in her mind that he must have been the victim of an unhappy attachment.
每逢看到沃林顿那刚毅的脸,那乌黑、忧郁的眼睛,她便会相信,他一定作过不幸的爱情的受害者。
-
Maybe they'll disappear into a pothole.
也许他们将在壶穴里消失
-
But because of its youthful corporate culture—most people are hustled out of the door in their mid-40s—it had no one to send.
但是因为该公司年轻的企业文化——大多数员工在40来岁的时候都被请出公司——一时间没有好的人选。