定时信号

In the industry control domain, we need an accurate source of particular signals.

在工业控制领域中，我们需要比较精确的定时信号。

An adapter that converts between the timing and protocol requirements of an intelligent device's memory bus and those of an I/O bus or network.

能够在智能设备的存储器总线和I/O总线之间实现定时信号和协议的转换工作的适配器类型（不同总线上的数据的定时和传输协议各有自己的定义和要求）。

First, mathematical foundation of synchronization, i.e. the theory of parameter estimation is introduced. Then, DA/DD or NDA timing synchronization methods based on the ML estimation of timing parameter are presented. They are all widely applied in actual digital communication systems. Interpolation theory in digital signal processing has application in timing synchronization, which makes the sampling clock independent of the timing control so that timing adjustment is realized completely through digital disposal. The issue of interpolation in timing synchronization is discussed.

首先，介绍了定时同步实现的数学基础，即信号参数估计理论；从定时参数的最大似然估计出发，介绍了基于数据辅助的定时同步方法和基于非数据辅助的定时同步方法，他们在实际的数字通信系统中均有广泛应用；论文探讨了数字信号处理中插值理论在定时同步中的应用，它使得接收端的采样时钟独立于定时控制，定时调整完全通过数字处理方法得以实现。

That component of the total timing jitter produced in the justification process which occurs because justification cannot be carried out on demand but has to wait until one of the preassigned justifiable digit time slots appears.

调整过程中产生的总定时信号跳动中的一部分，其产生原因是不可能完全按要求那样进行调整，而必须等待，直到预分配的调整数字时隙出现为止。

We designed the multi-channel delay and pulse adjustment circuit based on CPLD providing a solution to fast gating timing and delay problems in large nuclear physic experiments. Its main function is accepting a negative NIM trigger input, and outputting a pulse with adjustable delay and width. Minimum step accuracy of the delay and the pulse adjustment is 10ns when the system frequency is 100MHz.

针对大型核物理实验中的符合测量、多路时间测量系统中的门控快定时信号等应用的需要，设计了一种多路延迟／脉宽调节电路，主要功能是对输入的多路快信号进行延迟和脉宽调节，支持NIM负信号输入和输出，在系统主时钟频率为100MHz的时候，延迟和脉宽调节的最小步进精度为10ns。

The paper will show that, if appropriate time information are added into the signals over the Loran-C data channel (studied in the first part of the paper) or in which the current multi-chains signals can be skillfully dealt with(studied in the second part of the paper), the independence of Loran-C for precision timing can be perfected, as well as the precision of timing signals and the automatization level of UTC synchronization can be improved, thereby the Loran-C can be acceptant and employed widely.

本文通过研究认为，在罗兰C信道上增加合适的时间信息或利用多链罗兰C信息，能够完善罗兰C高精度授时的自主性，提高定时信号的精确度和用户定时的自动化水平，从而提升该系统的可利用度和可接受程度。作者所做工作及主要成果如下

MAX1999EEI Pinout: 8- to 32-bit and 16- to 32-bit word packing options Programmable wait state options: 2 to 31 CCLK Digital audio interface includes six serial ports, two pre- cision clock generators, an input data port, three programmable timers and a signal routing unit Serial ports provide: Six dual data line serial ports that operate at up to 50 Mbits/s for a 200 MHz core on each data line each has a clock, frame sync, and two data lines that can be configured as either a receiver or transmitter pair Left-justified sample pair and I2S support, programmable direction for up to 24 simultaneous receive or transmit channels using two I2S compatible stereo devices per serial port TDM support for telecommunications interfaces including 128 TDM channel support for telephony interfaces such as H.100/H.110 Up to 12 TDM stream support, each with 128 channels per frame Companding selection on a per channel basis in TDM mode Input data port provides an additional input path to the DSP core configurable as either eight channels of I2S or serial data or as seven channels plus a single 20-bit wide syn- chronous parallel data acquisition port Supports receive audio channel data in I2S, left-justified sample pair, or right-justified mode Signal routing unit provides configurable and flexible connections between all DAI components, six serial ports, an input data port, two precision clock generators, three timers, 10 interrupts, six flag inputs, six flag outputs, and 20 SRU I/O pins Serial peripheral interface Master or slave serial boot through SPI Full-duplex operation Master-slave mode multimaster support Open drain outputs Programmable baud rates, clock polarities, and phases 3 Muxed Flag/IRQ lines 1 Muxed Flag/Timer expired line ROM based security features: JTAG access to memory permitted with a 64-bit key Protected memory regions that can be assigned to limit access under program control to sensitive code PLL has a wide variety of software and hardware multi- plier/divider ratios JTAG background telemetry for enhanced emulation features IEEE 1149.1 JTAG standard test access port and on-chip emulation Dual voltage: 3.3 V I/O, 1.2 V core Available in 136-ball BGA and 144-lead LQFP packages Lead free packages are also available

MAX1999EEI引脚说明： 8 - 32位和16 - 32位字包装选择可编程等待状态的选择：2至31个CCLK数字音频接口包括6个串行端口，两个前643时钟发生器，输入数据端口， 3可编程定时器和一个信号路由单元串行端口提供：六双串口数据线，在高达50 Mbps的操作/为200兆赫的每个数据行每个人都有一个时钟，帧同步的核心秒，和两个数据可以作为任何一个接收器或发射器对左对齐和I2S配对样本的支持下，最多可同时接收或传送24个频道，每使用两个系列的I2S兼容立体声设备配置可编程方向线；港口的TDM通信接口，包括支持128个电话接口的TDM的渠道，如H.100/H.110支持多达12个的TDM流的支持下，每帧128个频道每个压缩扩展每通道的基础上选择在TDM模式输入数据端口提供了一个额外的输入路径的DSP核心配置为I2S或串行数据或7加一个20位宽的SYN -异步的并行数据采集接口通道或8通道；支持接收通道I2S音频数据，左对齐样本对，或右对齐模式信号路由单元组件之间提供所有戴配置和灵活的连接，6个串行端口，一个输入数据端口，两个精密时钟发生器，3个定时器，10个中断，六旗投入，产出6个旗，20曼谷南南区域股的I / O管脚串行外设接口的硕士或奴隶通过SPI串行启动全双工运作主从模式多主机支持开漏输出可编程波特率，时钟极性和第三期合并调制旗/ IRQ线路1合并调制旗/定时器过期线光盘的防伪特征：JTAG的访问与64位受保护的关键允许内存内存可分配给程序访问控制的限制下对敏感地区有一个代码锁相环/遥测分比率为背景的JTAG仿真功能增强的IEEE 1149.1 JTAG标准测试访问端口的软件和硬件多钳各种各样和片上仿真双电压：3.3六/输出，可在1.2 V核心136球BGA封装和144引脚LQFP封装无铅封装，也可

TDA4864 Pinout: 8- to 32-bit and 16- to 32-bit word packing options Programmable wait state options: 2 to 31 CCLK Digital audio interface includes six serial ports, two pre- cision clock generators, an input data port, three programmable timers and a signal routing unit Serial ports provide: Six dual data line serial ports that operate at up to 50 Mbits/s for a 200 MHz core on each data line each has a clock, frame sync, and two data lines that can be configured as either a receiver or transmitter pair Left-justified sample pair and I2S support, programmable direction for up to 24 simultaneous receive or transmit channels using two I2S compatible stereo devices per serial port TDM support for telecommunications interfaces including 128 TDM channel support for telephony interfaces such as H.100/H.110 Up to 12 TDM stream support, each with 128 channels per frame Companding selection on a per channel basis in TDM mode Input data port provides an additional input path to the DSP core configurable as either eight channels of I2S or serial data or as seven channels plus a single 20-bit wide syn- chronous parallel data acquisition port Supports receive audio channel data in I2S, left-justified sample pair, or right-justified mode Signal routing unit provides configurable and flexible connections between all DAI components, six serial ports, an input data port, two precision clock generators, three timers, 10 interrupts, six flag inputs, six flag outputs, and 20 SRU I/O pins Serial peripheral interface Master or slave serial boot through SPI Full-duplex operation Master-slave mode multimaster support Open drain outputs Programmable baud rates, clock polarities, and phases 3 Muxed Flag/IRQ lines 1 Muxed Flag/Timer expired line ROM based security features: JTAG access to memory permitted with a 64-bit key Protected memory regions that can be assigned to limit access under program control to sensitive code PLL has a wide variety of software and hardware multi- plier/divider ratios JTAG background telemetry for enhanced emulation features IEEE 1149.1 JTAG standard test access port and on-chip emulation Dual voltage: 3.3 V I/O, 1.2 V core Available in 136-ball BGA and 144-lead LQFP packages Lead free packages are also available

TDA4864引脚说明： 8 - 32位和16 - 32位字包装选择可编程等待状态的选择：2至31个CCLK数字音频接口包括6个串行端口，两个前643时钟发生器，输入数据端口， 3可编程定时器和一个信号路由单元串行端口提供：六双串口数据线，在高达50 Mbps的操作/为200兆赫的每个数据行每个人都有一个时钟，帧同步的核心秒，和两个数据可以作为任何一个接收器或发射器对左对齐和I2S样本对支持，最多可同时接收或传送24个频道，每使用两个系列的I2S兼容立体声设备配置可编程方向线；港口的TDM通信接口，包括支持128个电话接口的TDM的渠道，如H.100/H.110支持多达12个的TDM流的支持下，每帧128个频道每个压缩扩展每通道的基础上选择在TDM模式输入数据端口提供了一个额外的输入路径的DSP核心配置为I2S或串行数据或7加一个20位宽的SYN -异步的并行数据采集接口通道或8通道；支持接收通道I2S音频数据，左对齐样本对，或右对齐模式信号路由单元组件之间提供所有戴配置和灵活的连接，6个串行端口，一个输入数据端口，两个精密时钟发生器，3个定时器，10个中断，六旗投入，产出6个旗，20曼谷南南区域股的I / O管脚串行外设接口的硕士或奴隶通过SPI串行启动全双工运作主从模式多主机支持开漏输出可编程波特率，时钟极性和第三期合并调制旗/ IRQ线路1合并调制旗/定时器过期线光盘的防伪特征：JTAG的访问与64位受保护的关键允许内存内存可分配给程序访问控制的限制下对敏感地区有一个代码锁相环/分比率背景遥测的JTAG仿真功能增强的IEEE 1149.1 JTAG标准测试访问端口软件和硬件多钳各种各样和片上仿真双电压：3.3六/输出，可在1.2 V核心136球BGA封装和144引脚LQFP封装无铅封装，也可

Specialized introduction: This specialized raise has the electronic technology and the information system elementary knowledge, can be engaged in each kind of electronic installation and the information system research, the design, the manufacture, the application and the development higher project technology talented person Main curriculum: The signal and the system, the digital signal processing, the correspondence principle, the microcomputer principle and the connection technology, the monolithic integrated circuit principle and the application technology, the DSP technology and the application, the EDA technology, the construction of data, embedded Linux using the programming, the feeling measure technical, the electric circuit theory series curriculum, the computer technology series curriculum and so on individual hobby * software and hardware research and development computer correspondence literature ping pong photography The experience and the personal experience * 2006.6.29-7.8 compile the staff management system management system using the C language, its basic service activity includes: The staff information warehousing, the revision, the inquiry, the insertion, deletes the staff information and so on * 2006.7.10-7.20 monolithic integrated circuit curriculum design period completes the stopwatch the design, namely the initialization timer is 99:99, 0 starts using the monolithic integrated circuit timer fixed time, fixed time arrives when 0s to transmit the signal to cause the buzzer bell, and may realize suspends, the continuation and the replacement function * 2007.7.2- 7.8 practises in Luoyang Big dragon Peony Communication facility Limited company, does has liquid crystal display monitor telephone one, simultaneously visited has served under somebody's banner the correspondence company, and studied has simulated the telephone the design electric circuit, had understood its basic principle * 2007.7.4- 7.18 completed the DSP curriculum in the school to design, realizes the FIR numeral filter, namely transmitted 25 from DSPThe height level, after advocates AC01 D/A to transform the simulation square-wave, then passes to again from AC01 carries on A/D to transform, produces the data signal, after the DSP numeral filter, finally produces the sine wave * 2008.8.1-8.15 to practise in the Zhejiang Jiang hua abundant power tool limited company, studies the computer software and hardware maintenance.

专业介绍：本专业培养具备电子技术和信息系统的基础知识，能从事各类电子设备和信息系统的研究、设计、制造、应用和开发的高等工程技术人才主要课程：信号与系统、数字信号处理、通信原理、微机原理与接口技术、单片机原理与应用技术、DSP技术及应用、EDA技术、数据结构、嵌入式Linux应用编程、感测技术、电路理论系列课程、计算机技术系列课程等个人爱好＊软硬件研发计算机通信文学乒乓球摄影实践经验及个人经历＊ 2006.6.29-7.8 利用C语言编写员工管理系统，其基本业务活动包括：员工信息入库，修改、查询、插入、删除员工信息等＊ 2006.7.10-7.20 单片机课程设计期间完成秒表的设计，即初始化定时器为99：99，利用单片机定时器0开始定时，定时到0s时发送信号使蜂鸣器响铃，并可实现暂停、继续和复位功能＊ 2007.7.2- 7.8 在洛阳巨龙牡丹通信设备有限公司实习，做有液晶显示屏电话机一部，同时参观了旗下通信公司，并学习了模拟电话的设计电路，懂得了其基本原理＊ 2007.7.4- 7.18 在校完成DSP课程设计，实现FIR数字滤波，即从DSP发送25个高低电平，经主AC01 D/A 转换成模拟方波，然后再传给从AC01进行A/D转换，生成数据信号，经DSP数字滤波，最后生成正弦波＊ 2008.8.1-8.15 在浙江华丰电动工具有限公司实习，学习电脑软硬件维护。

Methods and systems for generating timing signals in remote units which can be used in a radiocommunication system are described.

描述了在可用于无线通信系统的远端单元中产生定时信号的方法和系统。

It has been put forward that there exists single Ball point and double Ball points on the symmetrical connecting-rod curves of equilateral mechanisms.

从鲍尔点的形成原理出发，分析对称连杆曲线上鲍尔点的产生条件，提出等边机构的对称连杆曲线上有单鲍尔点和双鲍尔点。

The factory affiliated to the Group primarily manufactures multiple-purpose pincers, baking kits, knives, scissors, kitchenware, gardening tools and beauty care kits as well as other hardware tools, the annual production value of which reaches US$ 30 million dollars.

集团所属工厂主要生产多用钳、烤具、刀具、剪刀、厨具、花园工具、美容套等五金产品，年生产总值3000万美元，产品价廉物美、选料上乘、质量保证，深受国内外客户的青睐