英语人>网络例句>free memory 相关的网络例句
free memory相关的网络例句

查询词典 free memory

与 free memory 相关的网络例句 [注:此内容来源于网络,仅供参考]

Prototype community network systems are forming around the world e.g., Cleveland Free-Net, Wellington Citynet, Santa Monica Public Electronic Network (PEN, Berkeley Community Memory Project, Hawaii FYI, National Capitol Free-Net and others in Canada, etc..

社区网络系统原型正在世界各地形成。

Usually we allocate memory in C using malloc and calloc in run time and then we deallocate the reserved memory using free.

通常我们在C内存分配使用malloc和calloc在运行时,然后我们释放了保留的内存使用免费的。

The so-called "extended memory" is simply plug the memory free.

所谓"扩展内存",简单来说就是可以自由插拔的内存。

From physical memory in a regular interval, and free physical The memory manually as is necessary.

从物理内存在的间隔时间定期,自由和物理内存手动作为是必要的。

That is, we remove the entry of the allocated memory from the list and free up the allocated memory.

也就是说,我们消除了从列表中分配的内存和分配的内存了自由进入。

Results: The scores of memory quotient and Finding errors in Study Group were significantly lower than those in Control Group The lower score of memory quotient in the Study Group were mostly due to their lower score of Picture Free Recall.

结果:研究组的记忆商和图像回忆分及智力测验中的图画找错分显著低于对照组,其他指标与对照组相比,差异无显著性。

Create cheeper movement, language, music, reading, painting, etc, the training free environment child's attention, memory, imagination, creativity, expression ability, free activities in children's intelligence enlightenment.

创造幼儿运动、语言、绘画、音乐、阅读、计算等训练的宽松环境,重点训练孩子的注意力、记忆力、想像力、创造力、表达能力等,在无拘无束的活动中启迪孩子的智力。

In this dissertation the"Penalty"finite element method was employed to compute the velocity of the three-dimensional flow of power-law fluid in a profile die. In order to decrease the needed computer memory and raise the stability of numerical simulation, a set of decoupled methods such as PFEM, pseudo-body force method and transformation of momentum equation to the elliptic equation was developed to establish the general finite element equations to compute the distributions of velocity and viscoelastic stress of the three-dimensional viscoelastic flow of the Phan ThienTanner fluid in a profile die. During numerical simulation of the extrudate swell of the PTT fluid, the flow in the die and out of the die was analyzed separately, which demands less computer memory. The key techniques used in numerical simulation of the three-dimensional extrusion from dies such as decision of boundary conditions, creation of initial velocity field, selection of penalty factor, high Weissenberg number problem , regeneration of the free surface were studied in detail.

中文题名聚合物异型材口模挤出三维流动研究副题名外文题名 Study on three-dimensional flow of polymer melts during the process of profile extrusion from dies 论文作者涂志刚导师柳和生包忠诩教授学科专业材料加工工程研究领域\研究方向学位级别博士学位授予单位南昌大学学位授予日期2001 论文页码总数148页关键词挤出成型聚合物材料挤出口模聚合物异型材馆藏号BSLW /2003 /TQ320 /9 本文建立了求解挤出口模内幂律流体流动速度场的通用三维罚有限元模型;对于非线性粘弹性的Phan Thien-Tanner流体,为了降低模拟计算对计算机硬件的要求,并使模拟计算更加稳定,采用了一种去耦算法,包括罚有限元方法、拟体力方法和动量方程的椭圆类方程转化方法,并建立了求解速度场和粘弹性应力场的总体有限元方程;对于PTT流体的挤出胀大问题,提出了挤出胀大熔体口模内外分离模拟法,这样可以显著降低数值模拟对计算机硬件的要求。

MAX1999EEI Pinout: 8- to 32-bit and 16- to 32-bit word packing options Programmable wait state options: 2 to 31 CCLK Digital audio interface includes six serial ports, two pre- cision clock generators, an input data port, three programmable timers and a signal routing unit Serial ports provide: Six dual data line serial ports that operate at up to 50 Mbits/s for a 200 MHz core on each data line each has a clock, frame sync, and two data lines that can be configured as either a receiver or transmitter pair Left-justified sample pair and I2S support, programmable direction for up to 24 simultaneous receive or transmit channels using two I2S compatible stereo devices per serial port TDM support for telecommunications interfaces including 128 TDM channel support for telephony interfaces such as H.100/H.110 Up to 12 TDM stream support, each with 128 channels per frame Companding selection on a per channel basis in TDM mode Input data port provides an additional input path to the DSP core configurable as either eight channels of I2S or serial data or as seven channels plus a single 20-bit wide syn- chronous parallel data acquisition port Supports receive audio channel data in I2S, left-justified sample pair, or right-justified mode Signal routing unit provides configurable and flexible connections between all DAI components, six serial ports, an input data port, two precision clock generators, three timers, 10 interrupts, six flag inputs, six flag outputs, and 20 SRU I/O pins Serial peripheral interface Master or slave serial boot through SPI Full-duplex operation Master-slave mode multimaster support Open drain outputs Programmable baud rates, clock polarities, and phases 3 Muxed Flag/IRQ lines 1 Muxed Flag/Timer expired line ROM based security features: JTAG access to memory permitted with a 64-bit key Protected memory regions that can be assigned to limit access under program control to sensitive code PLL has a wide variety of software and hardware multi- plier/divider ratios JTAG background telemetry for enhanced emulation features IEEE 1149.1 JTAG standard test access port and on-chip emulation Dual voltage: 3.3 V I/O, 1.2 V core Available in 136-ball BGA and 144-lead LQFP packages Lead free packages are also available

MAX1999EEI引脚说明: 8 - 32位和16 - 32位字包装选择可编程等待状态的选择:2至31个CCLK数字音频接口包括6个串行端口,两个前643时钟发生器,输入数据端口, 3可编程定时器和一个信号路由单元串行端口提供:六双串口数据线,在高达50 Mbps的操作/为200兆赫的每个数据行每个人都有一个时钟,帧同步的核心秒,和两个数据可以作为任何一个接收器或发射器对左对齐和I2S配对样本的支持下,最多可同时接收或传送24个频道,每使用两个系列的I2S兼容立体声设备配置可编程方向线;港口的TDM通信接口,包括支持128个电话接口的TDM的渠道,如H.100/H.110支持多达12个的TDM流的支持下,每帧128个频道每个压缩扩展每通道的基础上选择在TDM模式输入数据端口提供了一个额外的输入路径的DSP核心配置为I2S或串行数据或7加一个20位宽的SYN -异步的并行数据采集接口通道或8通道;支持接收通道I2S音频数据,左对齐样本对,或右对齐模式信号路由单元组件之间提供所有戴配置和灵活的连接,6个串行端口,一个输入数据端口,两个精密时钟发生器,3个定时器,10个中断,六旗投入,产出6个旗,20曼谷南南区域股的I / O管脚串行外设接口的硕士或奴隶通过SPI串行启动全双工运作主从模式多主机支持开漏输出可编程波特率,时钟极性和第三期合并调制旗/ IRQ线路1合并调制旗/定时器过期线光盘的防伪特征:JTAG的访问与64位受保护的关键允许内存内存可分配给程序访问控制的限制下对敏感地区有一个代码锁相环/遥测分比率为背景的JTAG仿真功能增强的IEEE 1149.1 JTAG标准测试访问端口的软件和硬件多钳各种各样和片上仿真双电压:3.3六/输出,可在1.2 V核心136球BGA封装和144引脚LQFP封装无铅封装,也可

TDA4864 Pinout: 8- to 32-bit and 16- to 32-bit word packing options Programmable wait state options: 2 to 31 CCLK Digital audio interface includes six serial ports, two pre- cision clock generators, an input data port, three programmable timers and a signal routing unit Serial ports provide: Six dual data line serial ports that operate at up to 50 Mbits/s for a 200 MHz core on each data line each has a clock, frame sync, and two data lines that can be configured as either a receiver or transmitter pair Left-justified sample pair and I2S support, programmable direction for up to 24 simultaneous receive or transmit channels using two I2S compatible stereo devices per serial port TDM support for telecommunications interfaces including 128 TDM channel support for telephony interfaces such as H.100/H.110 Up to 12 TDM stream support, each with 128 channels per frame Companding selection on a per channel basis in TDM mode Input data port provides an additional input path to the DSP core configurable as either eight channels of I2S or serial data or as seven channels plus a single 20-bit wide syn- chronous parallel data acquisition port Supports receive audio channel data in I2S, left-justified sample pair, or right-justified mode Signal routing unit provides configurable and flexible connections between all DAI components, six serial ports, an input data port, two precision clock generators, three timers, 10 interrupts, six flag inputs, six flag outputs, and 20 SRU I/O pins Serial peripheral interface Master or slave serial boot through SPI Full-duplex operation Master-slave mode multimaster support Open drain outputs Programmable baud rates, clock polarities, and phases 3 Muxed Flag/IRQ lines 1 Muxed Flag/Timer expired line ROM based security features: JTAG access to memory permitted with a 64-bit key Protected memory regions that can be assigned to limit access under program control to sensitive code PLL has a wide variety of software and hardware multi- plier/divider ratios JTAG background telemetry for enhanced emulation features IEEE 1149.1 JTAG standard test access port and on-chip emulation Dual voltage: 3.3 V I/O, 1.2 V core Available in 136-ball BGA and 144-lead LQFP packages Lead free packages are also available

TDA4864引脚说明: 8 - 32位和16 - 32位字包装选择可编程等待状态的选择:2至31个CCLK数字音频接口包括6个串行端口,两个前643时钟发生器,输入数据端口, 3可编程定时器和一个信号路由单元串行端口提供:六双串口数据线,在高达50 Mbps的操作/为200兆赫的每个数据行每个人都有一个时钟,帧同步的核心秒,和两个数据可以作为任何一个接收器或发射器对左对齐和I2S样本对支持,最多可同时接收或传送24个频道,每使用两个系列的I2S兼容立体声设备配置可编程方向线;港口的TDM通信接口,包括支持128个电话接口的TDM的渠道,如H.100/H.110支持多达12个的TDM流的支持下,每帧128个频道每个压缩扩展每通道的基础上选择在TDM模式输入数据端口提供了一个额外的输入路径的DSP核心配置为I2S或串行数据或7加一个20位宽的SYN -异步的并行数据采集接口通道或8通道;支持接收通道I2S音频数据,左对齐样本对,或右对齐模式信号路由单元组件之间提供所有戴配置和灵活的连接,6个串行端口,一个输入数据端口,两个精密时钟发生器,3个定时器,10个中断,六旗投入,产出6个旗,20曼谷南南区域股的I / O管脚串行外设接口的硕士或奴隶通过SPI串行启动全双工运作主从模式多主机支持开漏输出可编程波特率,时钟极性和第三期合并调制旗/ IRQ线路1合并调制旗/定时器过期线光盘的防伪特征:JTAG的访问与64位受保护的关键允许内存内存可分配给程序访问控制的限制下对敏感地区有一个代码锁相环/分比率背景遥测的JTAG仿真功能增强的IEEE 1149.1 JTAG标准测试访问端口软件和硬件多钳各种各样和片上仿真双电压:3.3六/输出,可在1.2 V核心136球BGA封装和144引脚LQFP封装无铅封装,也可

第4/10页 首页 < 1 2 3 4 5 6 7 8 9 ... > 尾页
相关中文对照歌词
Memory Of A Free Festival
推荐网络例句

As she looked at Warrington's manly face, and dark, melancholy eyes, she had settled in her mind that he must have been the victim of an unhappy attachment.

每逢看到沃林顿那刚毅的脸,那乌黑、忧郁的眼睛,她便会相信,他一定作过不幸的爱情的受害者。

Maybe they'll disappear into a pothole.

也许他们将在壶穴里消失

But because of its youthful corporate culture—most people are hustled out of the door in their mid-40s—it had no one to send.

但是因为该公司年轻的企业文化——大多数员工在40来岁的时候都被请出公司——一时间没有好的人选。