英语人>网络例句>code flag 相关的网络例句
code flag相关的网络例句

查询词典 code flag

与 code flag 相关的网络例句 [注:此内容来源于网络,仅供参考]

If this flag is not specified, the accelerator key is assumed to specify an ASCII character code.

指定了一系列的标识用来描述键盘加速器字符,这个成员可以有下面的一个或几个值。

However, the action variable is a more conspicuous presence, insofar as its name as well as what it does—the code is easier to understand. The per- son and howmany variables are used for their values while the action vari- able is used as a flag.

然而,action变量代表了一种更明显的出现,不光是它的名字还有它的作用—其代码很容易理解。person和howmany变量都是对其值起作用,而action变量则被用作一个标志。

When the core code passes all the testing we can throw at it, the MOODLE_XX_BETA flag is moved up to mark the current point as a branch point, and a new stable branch named MOODLE_XX_STABLE is created.

当核心代码通过所有测试,我们就可以转向这个版本,MOODLE_XX_BETA标记将会被用来标记当前version作为一个分支,然后一个名叫MOODLE_XX_STABLE的新的稳定分支就产生了。

The invention provides a method for modifying ELF file format in multi-core architecture, which comprises the steps:(1) a user adds a parallel processing flag;(2) independent codes are loaded into different code segments in a ELF file;(3) the flag bit in the header of the ELF file is modified to mark a new ELF format;(4) the starting addresses of newly added segments are added in a new thread;(5) a loader of ELF format is modified;(6) a multi-thread program is executed on different cores; and (7) different thread results are set unifiedly in a main thread by a compiler.

本发明提供了一种多核体系结构下的ELF文件格式改造的方法。包括以下步骤:(1)用户添加并行处理标志;(2)把独立的代码装载进ELF文件中不同的代码段中;(3)修改ELF文件头中的标志位,来标识新的ELF格式;(4)增加新加的段在新线程中的起始地址;(5)修改ELF格式的装载器;(6)多线程程序在不同核上的执行;(7)不同线程结果的统一由编译器在主线程中进行设置。

The quarantine signal of a ship is in the day time to fly a signal flag of international code,"Q"flag signifies that the ship is not infected, requesting the issuance of an entry pratique

昼间在明显处所悬挂国际通语信号旗:"Q"字旗表示:本船没有染疫,请发给入境检疫证。

The quarantine signal of a ship is in the day time to fly a signal flag of international code,"Q"flag signifies that the ship is not infected, requesting the issuance of an entry pratique

昼间在明显处所悬挂国际通语信号旗:&Q&字旗表示:本船没有染疫,请发给入境检疫证。

MAX1999EEI Pinout: 8- to 32-bit and 16- to 32-bit word packing options Programmable wait state options: 2 to 31 CCLK Digital audio interface includes six serial ports, two pre- cision clock generators, an input data port, three programmable timers and a signal routing unit Serial ports provide: Six dual data line serial ports that operate at up to 50 Mbits/s for a 200 MHz core on each data line each has a clock, frame sync, and two data lines that can be configured as either a receiver or transmitter pair Left-justified sample pair and I2S support, programmable direction for up to 24 simultaneous receive or transmit channels using two I2S compatible stereo devices per serial port TDM support for telecommunications interfaces including 128 TDM channel support for telephony interfaces such as H.100/H.110 Up to 12 TDM stream support, each with 128 channels per frame Companding selection on a per channel basis in TDM mode Input data port provides an additional input path to the DSP core configurable as either eight channels of I2S or serial data or as seven channels plus a single 20-bit wide syn- chronous parallel data acquisition port Supports receive audio channel data in I2S, left-justified sample pair, or right-justified mode Signal routing unit provides configurable and flexible connections between all DAI components, six serial ports, an input data port, two precision clock generators, three timers, 10 interrupts, six flag inputs, six flag outputs, and 20 SRU I/O pins Serial peripheral interface Master or slave serial boot through SPI Full-duplex operation Master-slave mode multimaster support Open drain outputs Programmable baud rates, clock polarities, and phases 3 Muxed Flag/IRQ lines 1 Muxed Flag/Timer expired line ROM based security features: JTAG access to memory permitted with a 64-bit key Protected memory regions that can be assigned to limit access under program control to sensitive code PLL has a wide variety of software and hardware multi- plier/divider ratios JTAG background telemetry for enhanced emulation features IEEE 1149.1 JTAG standard test access port and on-chip emulation Dual voltage: 3.3 V I/O, 1.2 V core Available in 136-ball BGA and 144-lead LQFP packages Lead free packages are also available

MAX1999EEI引脚说明: 8 - 32位和16 - 32位字包装选择可编程等待状态的选择:2至31个CCLK数字音频接口包括6个串行端口,两个前643时钟发生器,输入数据端口, 3可编程定时器和一个信号路由单元串行端口提供:六双串口数据线,在高达50 Mbps的操作/为200兆赫的每个数据行每个人都有一个时钟,帧同步的核心秒,和两个数据可以作为任何一个接收器或发射器对左对齐和I2S配对样本的支持下,最多可同时接收或传送24个频道,每使用两个系列的I2S兼容立体声设备配置可编程方向线;港口的TDM通信接口,包括支持128个电话接口的TDM的渠道,如H.100/H.110支持多达12个的TDM流的支持下,每帧128个频道每个压缩扩展每通道的基础上选择在TDM模式输入数据端口提供了一个额外的输入路径的DSP核心配置为I2S或串行数据或7加一个20位宽的SYN -异步的并行数据采集接口通道或8通道;支持接收通道I2S音频数据,左对齐样本对,或右对齐模式信号路由单元组件之间提供所有戴配置和灵活的连接,6个串行端口,一个输入数据端口,两个精密时钟发生器,3个定时器,10个中断,六旗投入,产出6个旗,20曼谷南南区域股的I / O管脚串行外设接口的硕士或奴隶通过SPI串行启动全双工运作主从模式多主机支持开漏输出可编程波特率,时钟极性和第三期合并调制旗/ IRQ线路1合并调制旗/定时器过期线光盘的防伪特征:JTAG的访问与64位受保护的关键允许内存内存可分配给程序访问控制的限制下对敏感地区有一个代码锁相环/遥测分比率为背景的JTAG仿真功能增强的IEEE 1149.1 JTAG标准测试访问端口的软件和硬件多钳各种各样和片上仿真双电压:3.3六/输出,可在1.2 V核心136球BGA封装和144引脚LQFP封装无铅封装,也可

TDA4864 Pinout: 8- to 32-bit and 16- to 32-bit word packing options Programmable wait state options: 2 to 31 CCLK Digital audio interface includes six serial ports, two pre- cision clock generators, an input data port, three programmable timers and a signal routing unit Serial ports provide: Six dual data line serial ports that operate at up to 50 Mbits/s for a 200 MHz core on each data line each has a clock, frame sync, and two data lines that can be configured as either a receiver or transmitter pair Left-justified sample pair and I2S support, programmable direction for up to 24 simultaneous receive or transmit channels using two I2S compatible stereo devices per serial port TDM support for telecommunications interfaces including 128 TDM channel support for telephony interfaces such as H.100/H.110 Up to 12 TDM stream support, each with 128 channels per frame Companding selection on a per channel basis in TDM mode Input data port provides an additional input path to the DSP core configurable as either eight channels of I2S or serial data or as seven channels plus a single 20-bit wide syn- chronous parallel data acquisition port Supports receive audio channel data in I2S, left-justified sample pair, or right-justified mode Signal routing unit provides configurable and flexible connections between all DAI components, six serial ports, an input data port, two precision clock generators, three timers, 10 interrupts, six flag inputs, six flag outputs, and 20 SRU I/O pins Serial peripheral interface Master or slave serial boot through SPI Full-duplex operation Master-slave mode multimaster support Open drain outputs Programmable baud rates, clock polarities, and phases 3 Muxed Flag/IRQ lines 1 Muxed Flag/Timer expired line ROM based security features: JTAG access to memory permitted with a 64-bit key Protected memory regions that can be assigned to limit access under program control to sensitive code PLL has a wide variety of software and hardware multi- plier/divider ratios JTAG background telemetry for enhanced emulation features IEEE 1149.1 JTAG standard test access port and on-chip emulation Dual voltage: 3.3 V I/O, 1.2 V core Available in 136-ball BGA and 144-lead LQFP packages Lead free packages are also available

TDA4864引脚说明: 8 - 32位和16 - 32位字包装选择可编程等待状态的选择:2至31个CCLK数字音频接口包括6个串行端口,两个前643时钟发生器,输入数据端口, 3可编程定时器和一个信号路由单元串行端口提供:六双串口数据线,在高达50 Mbps的操作/为200兆赫的每个数据行每个人都有一个时钟,帧同步的核心秒,和两个数据可以作为任何一个接收器或发射器对左对齐和I2S样本对支持,最多可同时接收或传送24个频道,每使用两个系列的I2S兼容立体声设备配置可编程方向线;港口的TDM通信接口,包括支持128个电话接口的TDM的渠道,如H.100/H.110支持多达12个的TDM流的支持下,每帧128个频道每个压缩扩展每通道的基础上选择在TDM模式输入数据端口提供了一个额外的输入路径的DSP核心配置为I2S或串行数据或7加一个20位宽的SYN -异步的并行数据采集接口通道或8通道;支持接收通道I2S音频数据,左对齐样本对,或右对齐模式信号路由单元组件之间提供所有戴配置和灵活的连接,6个串行端口,一个输入数据端口,两个精密时钟发生器,3个定时器,10个中断,六旗投入,产出6个旗,20曼谷南南区域股的I / O管脚串行外设接口的硕士或奴隶通过SPI串行启动全双工运作主从模式多主机支持开漏输出可编程波特率,时钟极性和第三期合并调制旗/ IRQ线路1合并调制旗/定时器过期线光盘的防伪特征:JTAG的访问与64位受保护的关键允许内存内存可分配给程序访问控制的限制下对敏感地区有一个代码锁相环/分比率背景遥测的JTAG仿真功能增强的IEEE 1149.1 JTAG标准测试访问端口软件和硬件多钳各种各样和片上仿真双电压:3.3六/输出,可在1.2 V核心136球BGA封装和144引脚LQFP封装无铅封装,也可

It displays their location, ISO 3166-1 Alpha 2-3 codes and ISO number as well asIDDD (International Direct Distance Dialing) country code and flag, FIPS PUB 10-4 and TLD code and the current time in the country.

该软件显示它们的位置,ISO 3166-1 Alpha 2-3代码以及ISO号码和IDDD(International Direct Distance Dialing)国家代码和旗帜,FIPS PUB 10-4 and TLD代码以及这些国家中的当前时间,IOC代码,ISO Currency代码和三个字母的语言缩写名称。

The present Civil Code is into effect since January 1, 1888, and reveals the influenced by the Napoleonic Code and the Spanish Civil Code of 1889 (from its 1851 draft version).

文件:Flag of the Czech Republic.svg 捷克共和国基于奥匈帝国普通民法典,在德国和苏联占领期间受到其影响,1989年天鹅绒革命后,民法典又进行了大幅度调整。

第1/2页 1 2 > 尾页
推荐网络例句

I didn't watch TV last night, because it .

昨晚我没有看电视,因为电视机坏了。

Since this year, in a lot of villages of Beijing, TV of elevator liquid crystal was removed.

今年以来,在北京的很多小区里,电梯液晶电视被撤了下来。

I'm running my simile to an extreme.

我比喻得过头了。