英语人>网络例句>RAM cache 相关的网络例句
RAM cache相关的网络例句

查询词典 RAM cache

与 RAM cache 相关的网络例句 [注:此内容来源于网络,仅供参考]

After signal is changed, the control that MCU inputs classics man-machine interface stocks double mouth RAM, DSP takes out these to control is measured and be controlled according to its electric machinery that finish from inside double mouth RAM, stock control double mouth RAM to be numerated by MCU as a result next show.

MCU将经人机接口输入的控制信号转换后存入双口RAM,DSP从双口RAM中取出这些控制量并根据它完成电机控制,然后将控制结果存入双口RAM由MCU读出显示。

Four 8-bit I/O Ports C Three 16-bit Timer/Counters C 256 Bytes Scratch Pad RAM C 8 Interrupt Sources with 4 Priority Levels C Dual Data Pointer Variable Length MOVX for Slow RAM/Peripherals High-speed Architecture C 10 to 40 MHz in Standard Mode 16K/32K Bytes On-Chip ROM Program T80C51RD2 ROMless Versions On-Chip 1024 bytes Expanded RAM C Software Selectable Size (0, 256, 512, 768, 1024 bytes) C 256 Bytes Selected at Reset for AT87C51RB2/RC2 Compatibility Keyboard Interrupt Interface on Port P1 8-bit Clock Prescaler 64K Program and Data Memory Spaces Improved X2 Mode with Independant Selection for CPU and Each Peripheral Programmable Counter Array 5 Channels with: C High-speed Output C Compare/Capture C Pulse Width Modulator C Watchdog Timer Capabilities Asynchronous Port Reset Full Duplex Enhanced UART Dedicated Baud Rate Generator for UART Low EMI Hardware Watchdog Timer (One-time Enabled with Reset-out) Power Control Modes C Idle Mode C Power-down Mode C Power-off Flag Power Supply: 2.7V to 5.5V or 2.7V to 3.6V Temperature Ranges: Commercial (0 to +70C) and Industrial (-40C to +85C) Packages: PDIL40, PLCC44, VQFP44

四8位I / O端口C款三16位定时器/计数器 256字节RAM的便笺簿 8中断源4优先级和C双数据指针MOVX在缓变长内存/外设高速架构为C 10至40 MHz的标准模式16K/32K字节的片上ROM程序T80C51RD2无ROM版本片1024字节扩展RAMC软件可选尺寸(0,256, 512,768,1024字节)C选取在重置为AT87C51RB2/RC2兼容键盘中断接口与独立的选择港口小一8位时钟分频器64K的程序和数据存储器空间的改进X2模式的CPU和256字节每个外设可编程计数器5通道的阵列:C型高速输出C比较/脉宽调制器捕获看门狗定时器复位功能异步端口全双工增强型UART的波特率发生器的UART低EMI硬件看门狗定时器电源控制模式空闲模式C掉电模式C断电旗电源:2.7V至5.5V或2.7V至3.6V温度范围:商业(0到+70 C)和工业(- 40C至+85℃)封装:PDIL40,PLCC44,VQFP44

First, we analyse the associativity\'s impact on cache performance and energy consumption and discuss the way concatenation cache architecture.

主要研究内容包括:量化分析相联度对Cache性能和功耗的影响,并详细讨论路串联结构的工作原理。

CACHE there are three kinds of image and the way advantages and disadvantages and Cache memory in a few practical issues

还有CACHE的3种映像方式及优缺点和Cache存储器实用中的几个问题

You can look at the db cfg parms that make this:buffer pools, lock list,package cache, catalog cache and util_heap and check the sum of all these values.

即使是在 32 位世界中拥有十分干净的内存模型的 Solaris 上,用于 DB2 缓冲池的内存也不能超过 3.35 GB;4 GB 内存空间的其余内存必须专用于 DB2 的其它共享内存用途。

In this paper, a CMP cache design (tradeoff cache between latency and capacity, TCLC) is proposed.

提出了一种适用于CMP的cache结构-延迟和容量权衡的cache结构。

At first we test and verify the communality between original design and data acquisition system with FIFO cache; then we quantitatively analyze the performance of data acquisition system with FIFO cache, and the results are satisfied.

在数据采集系统的改进设计和实现中:首先对加入FIFO缓存后数据采集系统工作的一致性进行了验证;然后对加入缓存后系统的工作性能进行了定量分析得到了较为理想的结果。

The cache has a limited size, so not all the data on disk can fit in the cache.

由于数据缓存区的容量受系统的限制,因此磁盘内的数据不可能全部存入缓存中。

Try to do this in time – that would be impossible to do exactly, there are different factors that can affect the time, like file system cache, disk cache, distribution of files on a disk, what else is going on your computer, etc. The accurate estimation of time is possible only for processes which have speed and acceleration as natural characteristics.

尝试这样做的时间-这是不可能做到准确,有不同的因素会影响时间等文件系统缓存,磁盘缓存,磁盘上的文件分配,又是什么将您的计算机上,等时间的准确的估计可能只有进程具有速度和加速度的自然特色。

In terms of memory hierarchy, we investigated how to improve the cache hit rate and localize data according to the characteristics of cache, master memory, local disk and remote disk in cluster systems. As for communication, features of cluster systems and different cluster internal networks are examined. Two popular parallel programming models - message passing model and share memory model - are analyzed in terms of how do they affect the cluster performance and how can we improve the cluster performance.

在处理器层面,分析了现代处理器中常用的一些技术,包括超线程技术、超长指令技术和NUMA架构等,对不同特点的程序的性能影响和如何充分利用处理器中的一些技术提升性能;在存储层次上,结合机群系统上Cache、主存、本地辅存及网络存储的存储层次的特点,分析了数据局部性、Cache命中率等对性能的影响以及提出如何提高数据局部性;通讯系统层面分析了不同机群通讯系统及不同机群通讯网络的特点;在编程模式方面,分析和比较了目前最常用两种并行编程模式--消息传递编程模式和共享存储编程模式,在机群系统上对性能的影响因子以及提出如何提高性能的方法。

第4/116页 首页 < 1 2 3 4 5 6 7 8 9 ... > 尾页
相关中文对照歌词
Cheating
Ram It Down
Cache Cache
Champion
Les Citadelles
Ram It Home
Cache Is Empty
The Dreaming
Battering Ram
Battering Ram
推荐网络例句

Article 144 The Government of the Hong Kong Special Administrative Region shall maintain the policy previously practised in Hong Kong in respect of subventions for non-governmental organizations in fields such as education, medicine and health, culture, art, recreation, sports, social welfare and social

第一百四十四条香港特别行政区政府保持原在香港实行的对教育、医疗卫生、文化、艺术、康乐、体育、社会福利、社会工作等方面的民间团体机构的资助政策。原在香港各资助机构任职的人员均可根据原有制度继续受聘。

Small wonder, then, that the Chinese spend more in the shop than any other group of foreign visitors do .

这样的小惊喜,使中国顾客比任何国家的人消费得更多。

A heavy dark cloud presaging rain or a storm .

预兆雨或暴风雨的沉重的黑云。