- 更多网络例句与屏蔽总线相关的网络例句 [注：此内容来源于网络，仅供参考]
-
The circuit comprises a comparison circuit, a negation gate and a first coincidence gate, wherein the comparison circuit is used to output read screen signals of a storage unit corresponding with bus signals of a second port address, the negation gate is used to inverse the read screen signals of the storage unit which are corresponding with the bus signals of the second port address, one input end of the first coincidence gate receives the read screen signals of the storage unit which are corresponding with the bus signals of the second port address after being inversed, the other input end of the first coincidence gate receives the read enable signals of a second port, and the output end of the first coincidence gate is connected with the read enable end of the second port.
所述电路包括：比较电路，用于输出第二端口地址总线信号对应的存储单元读屏蔽信号；非门，用于对第二端口地址总线信号对应的存储单元读屏蔽信号进行非运算；第一与门，第一与门的一路输入端接收非运算后的第二端口地址总线信号对应的存储单元读屏蔽信号，第一与门的另一路输入端接收第二端口的读使能信号，第一与门的输出端连接第二端口的读使能端。
-
Pinout: C High-performance 32-bit RISC Architecture C High-density 16-bit Instruction Set C Leader in MIPS/Watt C Little-endian C Embedded ICE (In-circuit Emulation) 8-, 16- and 32-bit Read and Write Support 256K Bytes of On-chip SRAM C 32-bit Data Bus C Single-clock Cycle Access Fully Programmable External Bus Interface C Maximum External Address Space of 64M Bytes C Up to Eight Chip Selects C Software Programmable 8/16-bit External Data Bus Eight-level Priority, Individually Maskable, Vectored Interrupt Controller C Four External Interrupts, including a High-priority, Low-latency Interrupt Request 32 Programmable I/O Lines Three-channel 16-bit Timer/Counter C Three External Clock Inputs C Two Multi-purpose I/O Pins per Channel Two USARTs C Two Dedicated Peripheral Data Controller Channels per USART Programmable Watchdog Timer Advanced Power-saving Features C CPU and Peripheral Can be Deactivated Individually Fully Static Operation: C 0 Hz to 75 MHz Internal Frequency Range at VDDCORE = 1.8V, 85C 2.7V to 3.6V I/O Operating Range 1.65V to 1.95V Core Operating Range -40C to +85C Temperature Range Available in 100-lead TQFP Package
M5L8253P-5引脚说明： C型高性能32位RISC架构C高密度以MIPS /瓦C小端C十六位指令集C领袖嵌入式冰8 - 16 -位和32位的读写支持256K的片上SRAM的 32位数据总线C单时钟周期存取字节完全可编程的外部总线接口C最大的外部地址空间的64M字节多达8个C芯片选择C软件可编程8位外部数据总线8级优先级，独立可屏蔽，向量中断控制器C四外部中断，其中包括一个高优先级，低延迟中断要求32个可编程I / O口线三通道16位定时器/计数器C三个外部时钟输入C两多用途I / O引脚每通道2个通用同步C两专用外设数据控制器通道每个USART可编程看门狗定时器先进的节能特性 CPU和外设可停用独立全静态工作中：C 0 Hz至75 MHz的频率范围内的VDDCORE = 1.8，85℃2.7V到3.6VI / O的操作1.65V到1.95V范围核心工作电压范围在- 40C至+85 C温度范围内使用的100引脚TQFP封装
-
The Lightweight Directory Access Protocol server organization was used to share metadata of the information resource. Resource supervisor, data extractor and news main line were realized by object buffer pool, multithreading and news main line. The complex structure of rockbottom shielded by system engine and the XML technology was unified to solve problems of multi-template demonstration and sharing information alternately. The information share in Internet environment between the different application systems has been realized effectively.
利用轻型目录服务器组织共享信息资源的元数据，运用对象缓冲池、多线程和消息总线等技术实现资源管理器、数据提取器和消息总线，运用系统引擎屏蔽底层的复杂结构，结合XML技术解决共享信息的交互和多模板显示问题，有效地实现了Internet环境下不同的应用系统之间的信息的共享。
- 更多网络解释与屏蔽总线相关的网络解释 [注：此内容来源于网络，仅供参考]
-
BOFF：总线屏蔽
HLDA:总线占用响应 | BOFF#:总线屏蔽 | FERR#:浮点数值出错
-
mask bit：屏蔽位,掩模位
mask artwork 掩模原图 | mask bit 屏蔽位,掩模位 | mask bus 屏蔽总线
-
mask bus：屏蔽总线
mash 煤的燃烧部分 | mask bus 屏蔽总线 | mask off 摘下防毒面罩 屏蔽
-
bipolar mask bus：双极型屏蔽总线
双极大型积体微处理机 bipolar LSI microprocessor | 双极型屏蔽总线 bipolar mask bus | 双极内存 bipolar memory
-
bipolar mask bus：双极屏蔽总线,双极掩膜总线
bipolar magnetic region 双极磁区 | bipolar mask bus 双极屏蔽总线,双极掩膜总线 | bipolar memory 双极存储器
-
mass file：大型文件
1394mask bus屏蔽总线 | 1395mass file大型文件 | 1396mass memory大容量存储器