- 更多网络例句与减法器相关的网络例句 [注：此内容来源于网络，仅供参考]
-
Experiment include the operation of a half adder, full adder, plus / subtraction device, and the use of logic diagram VHDl descripti...
实验课的作业，包括半加器、全加器、加/减法器，使用逻辑图和VHDl描述，包括分析和报告。
-
A logic element designed to act as either an adder or a subtracter in accordance with the control signal applied to it.
根据供给它的控制信号，或起加法器作用或起减法器作用的一种逻辑元件。
-
The proposed algorithm consists of an n-bit parallel subtracter, an n-bit parallel searcher, and other four sub-procedures.
算法由n位并行减法器、n位数据搜索器和其他4个子算法组成。
-
A complementing circuit selects either the subtracter output or the output of the complementing circuit .
取补线路可任意选通减法器的输出或补取线路的输出。
-
A complem ting circuit selects either the subtracter output or the output of the complementing circuit .
取补线路可任意选通减法器的输出或补取线路的输出。
-
A lot of excellent circuits can be quickly and easily designed by using of Multisim2001. This thesis designed digital answer bell, digital frequency meter, up-down-counter, adder- subtracter .
本文利用Multisim2001在数字电路方面的仿真能力，设计出了数字式抢答器、数字频率计、正序倒序计数器、个位数的加法减法器。
-
A signal processing circuit for improved 2D-PSD including high-precision, low temperature excursion and high input impedance preamplifier, summator, subtracter and divider is used in high-precision laser collimation system.
采用高精度低温漂高输入阻抗的前置放大器、加法器、减法器、除法器等元器件设计了一种改进型2D-PSD的信号调理电路，用于高精度的激光准直系统中。
-
Signals of before and after NR decoding are entered to subtracter to obtain error signal, which is multiplied by imaginary part of the output of equalizer FIR so as to obtain output of discrimination phase.
本发明包括一个复均衡器的FIR、DFE、复乘器、加法器、NR解码器、减法器、实乘器、累加器、限幅器，它与均衡器结合，使解调后处理得到的复信号由I和Q路组成，经过复均衡FIR，输出仍为复信号，它与总相差φ复乘，进行相位解旋，之后取出实基带信号与DFE输出送入加法器得到均衡器输出，进入一个NR解码器后得到信号送入DFE作为输入，NR解码前后的信号进入减法器得到误差信号；它和均衡器FIR输出的虚部相乘得到鉴相输出，去噪声和限幅后进行相位解旋，去除相位偏差和相位抖动。
-
A circuit for detecting the phase angle of a three-phase alternating current includes a plurality of low-pass filters, a plurality of multipliers, a subtracter, a loop filter, an integrator, and a phase delay compensator installed between the subtracter and the loop filter, for compensating for phase delay of the input signal caused by the low-pass filters.
一种检测三相交流电相位角的电路，包括：若干个低通滤波器；若干个乘法器；一个减法器；一个环路滤波器；一个积分器；和安装在减法器与环路滤波器之间的相位延迟补偿器。
-
A subtractor subtracts an offset pixel value corresponding to the particular pixel location, as obtained from the offset memory, from the received digital pixel data, to provide a subtracted result.
减法器(2620，2640)从所接收的数字像素数据中减去与从偏置存储器得到的特定像素位置对应的偏置像素值，以提供减算结果。
- 更多网络解释与减法器相关的网络解释 [注：此内容来源于网络，仅供参考]
-
decade subtracter：十进制减法器
十进位换算电路 decade scaler | 十进制减法器 decade subtracter | 十进仪器 decade unit
-
one digit subtracter：单数位减法器
单数位加法器 one-digit adder | 单数位减法器 one-digit subtracter | 单闸 one-gate
-
subtracter：减法器
并将数字化的结果以同一个时钟频率适时写入数字流水线(pipeline).数字流水线的长度至少应取为② 将随后取出的40个数据(1us积分宽度内的数据)在减法器(subtracter)中与基线值依次相减,
-
subtracter：减法器;减数
subtract 减去 | subtracter 减法器;减数 | subtraction 减去;减法
-
full subtracter：全减法器
full stop 句点 | full subtracter 全减法器 | full word 全字
-
full subtracter：全减法器,全减器
储存满 full store,FST | 全减法器,全减器 full subtracter | 全符号名 full symbolic name
-
half subtracter：半减法器
half staff 下半旗 | half subtracter 半减法器 | half subtracter 半减法器半减器
-
half subtracter：半减法器半减器
half subtracter 半减法器 | half subtracter 半减法器半减器 | half subtracter 半减器
-
parallel subtracter：并行减法器
parallel storage 并行存储器 | parallel subtracter 并行减法器 | parallel transfer 并行传输
-
digital subtractor：数字减法器
digital subtracter 数字减法器 | digital subtractor 数字减法器 | digital technology 数字技术