single address instruction

single address instruction的基本解释

-

[计] 单地址指令

与single address instruction相关的网络例句 [注：此内容来源于网络，仅供参考]

This invention discloses one data regroup method, which is based on the original independent and redundant RAID system high address to preserve one block disk space as regroup area and to repeat the following steps: a, determining the current regroup data low address and to regroup the data from high address to low address into new RAIN type of data; writing the regroup data from initial address into the new RAID type data; using the current regroup data of low address as the next regroup data high address as the next second initial address of the data.

本发明公开了一种数据重组方法，在原独立冗余磁盘阵列系统高地址侧尾部预留一块磁盘空间作为重组区域，将该预留重组区域的高地址作为写入数据的起始地址，并将原RAID系统中存有数据的高地址作为重组数据的起始高地址；数据重组完之前重复执行以下步骤：确定当前要重组数据的低地址，并将当前要重组数据高地址到低地址之间的数据重组为新RAID类型数据；将重组后的数据从写入数据的起始地址向低地址方向，顺序写入新RAID系统中；当前要重组数据低地址的邻接低地址作为下次要重组数据的高地址，当前写入数据低地址的邻接低地址作为下次写入数据的起始地址。

Based on a lot of experiment results, a conclusion is drawn: comparing with other factors, the performance of branch handling strategy is the key limits of processor to exploit the instruction level parallelism existed in nonscientific code, cache miss have severe effect on superscalar processor's performance when it runs scientific code. Second, in order to reduce the branch penalty and improve the performance of superscalar processor, a new branch handling strategy—a classification based hierarchical branch handling strategy, CHBHS is proposed. It first expands the traditional processor architecture to support multiple condition code, conditional execution and Mbranch instruction, as a result, compiler can reduce the number of static conditional branch when the code is generated. Then, CHBHS tries to use the best suitable mechanism to deal with different branch base on their different behavior. CHBHS can predict the target address of unconditional branch, subroutine call and conditional branch by buffering their target address in branch target buffer, a newly proposed high efficient return address stack is used to reduce the penalty of subroutine return instruction, a new Counter Register Stack is also proposed to reduce the penalty of loop-closing branch to zero, and dynamic branch predictor is incorporate with branch target buffer to predict the outcome of conditional branch.

基于上述结论，为了尽量消除转移指令对处理器开发指令级并行性能力的影响，进一步提高处理器性能，在详尽分析目前已存在的转移处理策略的特点与局限性的基础上，首次提出了一种新的转移处理策略即基于分类的层次转移处理策略CHBHS(Classification Based Hierarchical Branch Handling Strategy)，它首先通过扩展传统的体系结构，支持多条件码、条件式执行及多分支转移技术，以使编译程序在进行代码生成时可尽量少生成条件转移指令，从而减少静态条件转移指令的数目；其次，基于不同的转移指令的行为不同这一事实，提出了对不同的转移指令采用不同的机制进行处理的思想，即对无条件转移指令和函数调用指令以及条件转移指令的目标地址，采用转移目标缓冲器来预测，对于函数返回指令，采用所提出一种的高效返回地址栈来预测其目标地址，对于大多数循环控制转移指令，采用所提出的Counter Register Stack来将其所可能带来的损失减少为0，对于其他的条件转移指令采用动态预测机制来预测其方向。

The author thinks that, under the instruction of the individualized reading ideas, we may innovate current reading instruction and improve the efficiency of it by implementing dialogically reading instruction, calling for multiplex learning manners, creating various reading instruction modes, and establishing multiplex evaluation system for reading instruction .

当前，关于个性化阅读的研究尚欠深入，在实施中难免带有某些矫枉过正的偏激和片面倾向，如将&个性化阅读&变成&自由化&阅读，甚至走到&惟自主论&的极端，教学活动中教师主体性缺失等。

与single address instruction相关的网络解释 [注：此内容来源于网络，仅供参考]

single address instruction：单地址指令

single address code 单地址码 | single address instruction 单地址指令 | single address message 单地址信息

single address instruction：单址指令

单址计算器 single address computer | 单址指令 single address instruction | 单地址机器 single address machine

single address instruction format：单地址指令形式

single-address code 单地址码 | single-address instruction format 单地址指令形式 | single-address message 单地址信息